

GE863-QUAD GE863-PY Hardware User Guide

1vv0300715 Rev. 1 - 19/09/06





Contents

1	(Overview	6
2	(GE863 module connections	7
	2.1	1 PIN-OUT	7
	2.2	2 PINS LAYOUT	10
3	ļ	Hardware Commands	11
	3.1	1 Turning ON the GE863-QUAD/PY	11
	3.2	2 Turning OFF the GE863-QUAD/PY	
	3.3	3 Hardware Unconditional Reboot	13
4	ļ	Power Supply	15
	4.1	1 Power Supply Requirements	15
	4	2 General Design Rules 4.2.1 Electrical design Guidelines. 4.2.1.1 + 5V input Source Power Supply Design Guidelines 4.2.1.2 + 12V input Source Power Supply Design Guidelines 4.2.1.3 Battery Source Power Supply Design Guidelines 4.2.1.4 Battery Charge control Circuitry Design Guidelines 4.2.2 Thermal Design Guidelines 4.2.3 Power Supply PCB layout Guidelines	16 17 18 19
5	4	Antenna	22
	5.1	1 GSM Antenna Requirements	22
	5.2	2 GSM Antenna - PCB line Guidelines	23
	5.3	3 GSM Antenna - installation Guidelines	23
6	;	Serial Ports	23
	6.1	1 MODEM SERIAL PORT	24
	6.2	2 MODEM SERIAL PORT 2 (Python Debug)	26
	6.3	3 RS232 level translation	26
	6.4	4 5V UART level translation	28
7	4	Audio Section Overview	30
	7.1	1 Microphone Paths Characteristic and Requirements	32
	7.2	2 General Design Rules	35
	7.3	3 Other considerations	35



_		1vv0300715 Rev. 1 - 19/09/	
	4 N 7.4.1 7.4.2	Microphone Biasing	36
7.	5 N 7.5.1	Microphone Buffering	39 39
	7.5.2	Buffered Unbalanced (Single Ended) Microphone	
8		PUT LINES (Speaker)4	
8.	1 5	Short description	14
8.	2 (Output Lines Characteristics	1 5
8.	3 (8.3.1	General Design Rules	
8.	4 F	Handset Earphone Design	1 7
8.	5 F	Hands-Free Earphone (Low Power) Design	18
8.	6 (Car Kit Speakerphone Design	19
	7 7 8.7.1 8.7.2	The Evaluation Kit for Telit Modules EVK2	50
9	SIM	DESIGN GUIDES5	52
9.	1 [Data Integrity	52
9.	2 E	EMI/EMC	52
9.	3 E	ESD5	52
9.	4 5	SIM Supply5	53
9.	5 5	SCHEMATIC5	53
9.	6 L	_AYOUT5	54
10	Gene	eral Purpose I/O5	55
10	0.1	Using a GPIO Pad as INPUT	55
10	0.2	Using a GPIO Pad as OUTPUT	55
10	0.3	Using the Alarm Output GPIO6	56
10	0.4	Using the Buzzer Output GPIO7	56
11	DAC	and ADC section5	57
11	1.1 11.1.1 11.1.2 11.1.3	2 Enabling DAC	57 58
11	1.2 11.2.1 11.2.2		59





















1vv0300715 Rev. 1 - 19/09/06

12	12 Camera						
1	2.1 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5	Transchip Camera Camera Interface Connectors EVB for Transchip camera support Block Diagram for supported cameras Schematic Diagrams for supported camera Example usage script for camera					
13	Moun	iting the GE863-QUAD / PY on the Application Board	67				
1	3.1	General	67				
1	3.2 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8	Stencil					
14	Confe	ormity Assessment Issues	77				
15	SAFETY RECOMMANDATIONS						
16	Docu	ment Change Log	79				























This document is relating to the following products:







1 Overview

The aim of this document is the description of some hardware solutions useful for developing a product with the Telit GE863-QUAD/PY module.

In this document all the basic functions of a mobile phone will be taken into account; for each one of them a proper hardware solution will be suggested and eventually the wrong solutions and common errors to be avoided will be evidenced. Obviously this document cannot embrace the whole hardware solutions and products that may be designed. The wrong solutions to be avoided shall be considered as mandatory, while the suggested hardware configurations shall not be considered mandatory, instead the information given shall be used as a guide and a starting point for properly developing your product with the Telit GE863-QUAD/PY module. For further hardware details that may not be explained in this document refer to the Telit GE863-QUAD/PY Product Description document where all the hardware information is reported.

NOTICE

- (EN) The integration of the GSM/GPRS GE863-QUAD cellular module within user application shall be done according to the design rules described in this manual.
- (IT) L'integrazione del modulo cellulare GSM/GPRS GE863-QUAD all'interno dell'applicazione dell'utente dovrà rispettare le indicazioni progettuali descritte in questo manuale.
- (DE) Die Integration des GE863-QUAD GSM/GPRS Mobilfunk-Moduls in ein Gerät muß gemäß der in diesem Dokument beschriebenen Konstruktionsregeln erfolgen
- (SL) Integracija GSM/GPRS GE863-QUAD modula v uporabniški aplikaciji bo morala upoštevati projektna navodila, opisana v tem priročniku.
- (SP) La utilización del modulo GSM/GPRS GE863-QUAD debe ser conforme a los usos para los cuales ha sido diseñado descritos en este manual del usuario
- (FR) L'intégration du module cellulaire GE863-QUAD GSM/GPRS dans l'application de l'utilisateur sera faite selon les règles de conception décrites dans ce manuel
- האינטגרטור מתבקש ליישם את ההנחיות המפורטות במסמך זה בתהליך האינטגרציה של המודם הסלולרי (HE) עם המוצר. GE863-QUAD

The information presented in this document is believed to be accurate and reliable. However, no responsibility is assumed by Telit Communication S.p.A. for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Telit Communication S.p.A. other than for circuitry embodied in Telit products. This document is subject to change without notice.





2 GE863 module connections

2.1 PIN-OUT

Pin	Signal	I/O	Function	Internal Pull up	Туре
1	GPIO13	I/O	GPIO13		CMOS 2.8V
2	GPIO12	I/O	GPIO12		CMOS 2.8V
3	GPIO11	I/O	GPIO11		CMOS 2.8V
4	GPIO10	I/O	GPIO10		CMOS 2.8V
5	GPIO9 / CAM_RST	I/O	GPIO9 / CAM_RST (2)		CMOS 2.8V
6	GPIO8 / CAM_ON	I/O	GPIO8 / CAM_ON (2)		CMOS 2.8V
7	CAM_CLK	I/O	Camera clock (2)		CMOS 2.8V
8	GND	-	Ground		Power
9	EAR_MT-	AO	Handset earphone signal output, phase -		Audio
10	EAR_MT+	AO	Handset earphone signal output, phase +		Audio
11	EAR_HF+	AO	Handsfree ear output, phase +		Audio
12	EAR_HF-	AO	Handsfree ear output, phase -		Audio
13	MIC_MT+	Al	Handset microphone signal input; phase+		Audio
14	MIC_MT-	Al	Handset microphone signal input; phase-		Audio
15	MIC_HF+	ΑI	Al Handsfree microphone input; phase +		Audio
16	MIC_HF-	Al	Handsfree microphone input; phase -		Audio
17	GND	-	Ground		Power
18	SIMCLK	0	External SIM signal – Clock		3V ONLY
19	SIMRST	0	External SIM signal – Reset		3V ONLY
20	SIMIO	I/O	External SIM signal - Data I/O		3V ONLY
21	SIMIN	I/O	External SIM signal - Presence (active low)	47KΩ	CMOS 2.8V
22	SIMVCC	-	External SIM signal – Power (3)		3V ONLY
23	ADC_IN1	Al	Al Analog/Digital converter input		A/D
24	VRTC	ΑO	/RTC Backup capacitor		Power
25	TX_TRACE		TX data for Python Debug (4)		CMOS 2.8V
26	RX_TRACE		RX data for Python Debug (4)		CMOS 2.8V
27	VBATT	-	Main power supply		Power





1vv0300715 Rev. 1 - 19/09/06

28 GND - Ground Power 29 STAT_LED O Status indicator led CMOS 1.8V 30 AXE I Handsfree switching 100K/Ω CMOS 2.8V 31 VAUX1 - Power output for external accessories (camera) - 32 GPIO4 / CAM SDA I/O GPIO2 Configurable general purpose I/O pin / Jammer Detect Output (2) CMOS 2.8V 33 GPIO2 / JDR I/O GPIO1 Configurable general purpose I/O pin / Jammer Detect Output (2) CMOS 2.8V 35 CHARGE AI Charger input Power 36 GND - Ground Power 37 C103/TXD I Serial data input (TXD) from DTE CMOS 2.8V 38 C104/RXD O Serial data output to DTE CMOS 2.8V 39 C108/DTR I Input for Data terminal ready signal (DTR) from DTE CMOS 2.8V 40 C105/RTS I Input for Request to send signal (RTS) from DTE CMOS 2.8V 41 C106/CTS O Output for Data carrier detect signal (DCD) to DTE CMOS 2.8V 42 C109/DCD O Output for Data ser ready signal (RI) to DTE CMOS 2.8V 43 C107/DSR O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND Ground Power <th>Pin</th> <th>Signal</th> <th>I/O</th> <th>Function</th> <th>Internal Pull up</th> <th>Type</th>	Pin	Signal	I/O	Function	Internal Pull up	Type
AXE	28	GND	-	Ground		Power
31	29	STAT_LED	0	Status indicator led		CMOS 1.8V
32 GPIO4 / CAM SDA	30	AXE	ı	Handsfree switching	100K Ω	CMOS 2.8V
CAM_SDA Camera IIC interface (2) CAM_SDA GPIO2 / JDR I/O GPIO2 Configurable general purpose I/O pin / Jammer Detect Output (2) CAMOS 2.8V	31	VAUX1	-	Power output for external accessories (camera)		-
Jammer Detect Output (2)	32	CAM_SDA		Camera IIC interface (2)		CMOS 2.8V
35 CHARGE AI Charger input Power 36 GND - Ground Power 37 C103/TXD I Serial data input (TXD) from DTE CMOS 2.8V 38 C104/RXD O Serial data output to DTE CMOS 2.8V 39 C108/DTR I Input for Data terminal ready signal (DTR) from DTE CMOS 2.8V 40 C105/RTS I Input for Request to send signal (RTS) from DTE CMOS 2.8V 41 C106/CTS O Output for Clear to send signal (CTS) to DTE CMOS 2.8V 42 C109/DCD O Output for Data carrier detect signal (DCD) to DTE CMOS 2.8V 43 C107/DSR O Output for Data set ready signal (DSR) to DTE CMOS 2.8V 44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND Ground Power 46 ON_OFF* I Input command for switching power ON or OFF 47K.Q Pull up to VBATT 48 GND Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50	33			Jammer Detect Output (2)		
36 GND - Ground Power	34		I/O	GPIO1 Configurable general purpose I/O pin		CMOS 2.8V
C103/TXD	35	CHARGE	ΑI	Charger input		Power
38 C104/RXD O Serial data output to DTE CMOS 2.8V 39 C108/DTR I Input for Data terminal ready signal (DTR) from DTE (2) CMOS 2.8V 40 C105/RTS I Input for Request to send signal (RTS) from DTE CMOS 2.8V 41 C106/CTS O Output for Clear to send signal (CTS) to DTE CMOS 2.8V 42 C109/DCD O Output for Data carrier detect signal (DCD) to DTE CMOS 2.8V 43 C107/DSR O Output for Data set ready signal (DSR) to DTE CMOS 2.8V 44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command) Pull up to VBATT 47 RESET* I Reset input Power 48 GND Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND Ground Power 51 GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Mon	36	GND	-	Ground		Power
C108/DTR	37	C103/TXD	I	Serial data input (TXD) from DTE		CMOS 2.8V
(2)	38	C104/RXD	0	Serial data output to DTE		CMOS 2.8V
41 C106/CTS O Output for Clear to send signal (CTS) to DTE CMOS 2.8V 42 C109/DCD O Output for Data carrier detect signal (DCD) to DTE CMOS 2.8V 43 C107/DSR O Output for Data set ready signal (DSR) to DTE CMOS 2.8V 44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND - Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command). 47KΩ Pull up to VBATT 47 RESET* I Reset input Power 48 GND - Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER DO GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 / RFTXMON GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO3 / CAM_SCL GPIO3 / CAMERA IIC interface (2) CMOS 2.8V 55 GPIO3 / CAM_SCL	39	C108/DTR	I			CMOS 2.8V
42 C109/DCD O Output for Data carrier detect signal (DCD) to DTE CMOS 2.8V 43 C107/DSR O Output for Data set ready signal (DSR) to DTE CMOS 2.8V 44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command). 47K/2 Pull up to VBATT (toggle command). 47 RESET* I Reset input Power 48 GND - Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER I/O GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 / RFTX_ON signaling output CMOS 2.8V 54 GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL GPIO3 / CAMERA IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57	40	C105/RTS	ı	Input for Request to send signal (RTS) from DTE		CMOS 2.8V
43 C107/DSR O Output for Data set ready signal (DSR) to DTE CMOS 2.8V 44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND - Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command). 47KΩ Pull up to VBATT (toggle command). 47 RESET* I Reset input Power 48 GND - Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	41	C106/CTS	0	Output for Clear to send signal (CTS) to DTE		CMOS 2.8V
44 C125/RING O Output for Ring indicator signal (RI) to DTE CMOS 2.8V 45 GND - Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command). 47KΩ Pull up to VBATT 47 RESET* I Reset input Power 48 GND - Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER output BUZZER output BUZZER output BUZZER CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V CMOS 2.8V 54 GPIO6 ALARM Output ALARM Output ALARM Output CAM SCL CMOS 2.8V 55 GPIO3 / CAM SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	42	C109/DCD	0	Output for Data carrier detect signal (DCD) to DTE		CMOS 2.8V
45 GND - Ground Power 46 ON_OFF* I Input command for switching power ON or OFF (toggle command). 47KΩ Pull up to VBATT Pull up to VBA	43	C107/DSR	0	Output for Data set ready signal (DSR) to DTE		CMOS 2.8V
Composition Composition	44	C125/RING	0	Output for Ring indicator signal (RI) to DTE		CMOS 2.8V
RESET* Reset input Reset input Power	45	GND	-	Ground		Power
48 GND - Ground Power 49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 ALARM I/O GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	46	ON_OFF*	I		47KΩ	Pull up to VBATT
49 ANTENNA O GSM Antenna output - 50 ohm RF 50 GND - Ground Power 51 GPIO7 / BUZZER output BUZZER CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V CMOS 2.8V 54 GPIO6 ALARM Output ALARM Output CAM_SCL CMOS 2.8V CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	47	RESET*	I	Reset input		
50 GND - Ground Power 51 GPIO7 / BUZZER I/O GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 ALARM I/O GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	48	GND	-	Ground		Power
51 GPIO7 / BUZZER I/O GPIO7 / BUZZER output CMOS 2.8V 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 ALARM I/O GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	49	ANTENNA	0	GSM Antenna output - 50 ohm		RF
BUZZER BUZZER 52 PWRMON O Power ON Monitor CMOS 2.8V 53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 ALARM Output ALARM CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	50	GND	-	Ground		Power
53 GPIO5 RFTXMON I/O GPIO5 / RF TX_ON signaling output CMOS 2.8V 54 GPIO6 ALARM Output CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	51		I/O	GPIO7 / BUZZER output		CMOS 2.8V
S4 GPIO6 ALARM I/O GPIO6 / ALARM output CMOS 2.8V 55 GPIO3 / CAM_SCL I/O GPIO3 / Camera IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	52	PWRMON	0	Power ON Monitor		CMOS 2.8V
ALARM GPIO3 / CAM_SCL I/O GPIO3 / CAMERA IIC interface (2) CMOS 2.8V 56 GND - Ground Power 57 RESERVED - RESERVED -	53			_		
CAM_SCL Found 56 GND Ground Power 57 RESERVED RESERVED -	54			GPIO6 / ALARM output		
57 RESERVED - RESERVED -	55		I/O	O GPIO3 / Camera IIC interface (2)		CMOS 2.8V
	56	GND		Ground		Power
58 RESERVED - RESERVED	57	RESERVED	-	RESERVED		-
	58	RESERVED	_	RESERVED		





















1vv0300715 Rev. 1 - 19/09/06


Pin	Signal	I/O	Function	Internal Pull up	Type
59	GPIO17	I/O	GPIO		CMOS 2.8V
60	GPIO14	I/O	GPIO		-
61	RESERVED	-	RESERVED		-
62	RESERVED	-	RESERVED		-
63	DAC_OUT	0	DAC out		
64	GPIO16	I/O	GPIO		CMOS 2.8V
65	RESERVED	-	RESERVED		-
66	RESERVED	-	RESERVED		-
67	GND	-	Ground		Power
68	RESERVED	-	RESERVED		-
69	GND	-	Ground		Power
70	ADC_IN3	ΑI	Analog / Digital converter input		-
71	GPIO15	I/O	GPIO		-
72	GND	-	Ground		Power
73	RESERVED	-	RESERVED		-
74	ADC_IN2	ΑI	Analog / Digital converter input		-
75	RESERVED	-	RESERVED -		-
76	GPIO18	I/O	GPIO		-
77	GND	-	Ground		Power
78	RESERVED	-	RESERVED		-
79	GND	-	Ground		Power
80	RESERVED	-	RESERVED		-

- (1) For the exclusive use of the Technical Support Service
- (2) When activating the Easy camera these pins will not be available for other use
- (3) On this pin a maximum of 10nF bypass capacitor is allowed.
- (4) Available only on GE863-PY



1vv0300715 Rev. 1 - 19/09/06

2.2 PINS LAYOUT






3 Hardware Commands

3.1 Turning ON the GE863-QUAD/PY

To turn on the GE863-QUAD/PY the pad ON# must be tied low for at least 1 second and then released.

The maximum current that can be drained from the ON# pad is 0,1 mA.

A simple circuit to do it is:



- NOTE: don't use any pull up resistor on the ON# line, it is internally pulled up. Using pull up resistor may bring to latch up problems on the GE863-QUAD/PY power regulator and improper power on/off of the module. The line ON# must be connected only in open collector configuration.
- NOTE: In this document all the lines that are inverted, hence have active low signals are labeled with a name that ends with a "#" or with a bar over the name.
- NOTE: The GE863-QUAD/PY turns fully on also by supplying power to the Charge pad (provided there's a battery on the VBATT pads).


For example:






1vv0300715 Rev. 1 - 19/09/06

1- Let's assume you need to drive the ON# pad with a totem pole output of a $\pm 3/5$ V microcontroller (uP_OUT1):



2- Let's assume you need to drive the ON# pad directly with an ON/OFF button:



3.2 Turning OFF the GE863-QUAD/PY

The turning off of the device can be done in two ways:





1vv0300715 Rev. 1 - 19/09/06

- by software command (see GE863-QUAD/PY Software User Guide)
- by hardware shutdown

When the device is shut down by software command or by hardware shutdown, it issues to the network a detach request that informs the network that the device will not be reachable any more.

3.2.1 Hardware shutdown

To turn OFF the GE863-QUAD/PY the pad ON# must be tied low for at least 1 second and then released.

The same circuitry and timing for the power on shall be used.

The device shuts down after the release of the ON# pad.




TIP: To check if the device has powered off, the hardware line PWRCTL should be monitored. When PWRCTL goes low, the device has powered off.

3.3 Hardware Unconditional Reboot

To unconditionally Reboot the GE863-QUAD/PY, the pad RESET# must be tied low for at least 200 milliseconds and then released.

The maximum current that can be drained from the ON# pad is 0,15 mA.

A simple circuit to do it is:







1vv0300715 Rev. 1 - 19/09/06




NOTE: don't use any pull up resistor on the RESET# line nor any totem pole digital output. Using pull up resistor may bring to latch up problems on the GE863-QUAD/PY power regulator and improper functioning of the module. The line RESET# must be connected only in open collector configuration.



TIP: The unconditional hardware reboot should be always implemented on the boards and software should use it as an emergency exit procedure.

For example:

1- Let's assume you need to drive the RESET# pad with a totem pole output of a +3/5 V microcontroller (uP OUT2):





1vv0300715 Rev. 1 - 19/09/06

4 Power Supply

The power supply circuitry and board layout are a very important part in the full product design and they strongly reflect on the product overall performances, hence read carefully the requirements and the guidelines that will follow for a proper design.

4.1 Power Supply Requirements

The GE863-QUAD/PY power requirements are:

•	Nominal Supply Voltage:	3.8 V
•	Max Supply Voltage:	4.2 V
•	Supply voltage range:	3.4 V - 4.2 V
•	Max Peak current consumption (impulsive):	1.9 A
•	Max Average current consumption during GPRS transmission (rms):	500 mA
•	Max Average current consumption during VOICE/CSD transmission (rms):	270 mA
•	Average current during Power Saving:	≈ 4 mA
•	Average current during idle (Power Saving disabled)	≈ 19 mA

The GSM system is made in a way that the RF transmission is not continuous, else it is packed into bursts at a base frequency of about 216 Hz, the relative current peaks can be as high as about 2A. Therefore the power supply has to be designed in order to withstand with these current peaks without big voltage drops; this means that both the electrical design and the board layout must be designed for this current flow.

If the layout of the PCB is not well designed a strong noise floor is generated on the ground and the supply; this will reflect on all the audio paths producing an audible annoying noise at 216 Hz; if the voltage drop during the peak current absorption is too much, then the device may even shutdown as a consequence of the supply voltage drop.



TIP: The electrical design for the Power supply should be made ensuring it will be capable of a peak current output of at least 2 A.



1vv0300715 Rev. 1 - 19/09/06

4.2General Design Rules

The principal guidelines for the Power Supply Design embrace three different design steps:

- the electrical design
- the thermal design.
- the PCB layout.

4.2.1 Electrical design Guidelines

The electrical design of the power supply depends strongly from the power source where this power is drained. We will distinguish them into three categories:

- +5V input (typically PC internal regulator output)
- +12V input (typically automotive)
- Battery


4.2.1.1 + 5V input Source Power Supply Design Guidelines

- The desired output for the power supply is 3.8V, hence there's not a big difference between the input source and the desired output and a linear regulator can be used. A switching power supply will not be suited because of the low drop out requirements.
- When using a linear regulator, a proper heat sink shall be provided in order to dissipate the power generated.
- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks close to the GE863-QUAD/PY, a 100µF tantalum capacitor is usually suited.
- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- A protection diode should be inserted close to the power input, in order to save the GE863-QUAD/PY from power polarity inversion.



1vv0300715 Rev. 1 - 19/09/06

An example of linear regulator with 5V input is:



4.2.1.2 + 12V input Source Power Supply Design Guidelines

- The desired output for the power supply is 3.8V, hence due to the big difference between the input source and the desired output, a linear regulator is not suited and shall not be used. A switching power supply will be preferable because of its better efficiency especially with the 2A peak current load represented by the GE863-QUAD/PY.
- When using a switching regulator, a 500kHz or more switching frequency regulator is preferable because of its smaller inductor size and its faster transient response. This allows the regulator to respond quickly to the current peaks absorption.
- For car PB battery the input voltage can rise up to 15,8V and this should be kept in mind when choosing components: all components in the power supply must withstand this voltage.
- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks, a 100µF tantalum capacitor is usually suited.
- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- For Car applications a spike protection diode should be inserted close to the power input, in order to clean the supply from spikes.
- A protection diode should be inserted close to the power input, in order to save the GE863-QUAD/PY from power polarity inversion. This can be the same diode as for spike protection.






1vv0300715 Rev. 1 - 19/09/06

An example of switching regulator with 12V input is:

+12V input switching regulator



4.2.1.3 Battery Source Power Supply Design Guidelines

The desired nominal output for the power supply is 3.8V and the maximum voltage allowed is 4.2V, hence a single 3.7V Li-lon cell battery type is suited for supplying the power to the Telit GE863-QUAD/PY module.

The three cells Ni/Cd or Ni/MH 3,6 V Nom. battery types or 4V PB types **MUST NOT BE USED DIRECTLY** since their maximum voltage can rise over the absolute maximum voltage for the GE863-QUAD/PY and damage it.



NOTE: DON'T USE any Ni-Cd, Ni-MH, and Pb battery types directly connected with GE863-QUAD/PY. Their use can lead to overvoltage on the GE863-QUAD/PY and damage it. USE ONLY Li-lon battery types.

- A Bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks, a 100µF tantalum capacitor is usually suited.
- Make sure the low ESR capacitor (usually a tantalum one) is rated at least 10V.
- A protection diode should be inserted close to the power input, in order to save the GE863-QUAD/PY from power polarity inversion. Otherwise the battery connector should be done in a way to avoid polarity inversions when connecting the battery.
- The battery capacity must be at least 500mAh in order to withstand the current peaks of 2A; the suggested capacity is from 500mAh to 1000mAh.





1vv0300715 Rev. 1 - 19/09/06

4.2.1.4 Battery Charge control Circuitry Design Guidelines

The charging process for Li-Ion Batteries can be divided into 4 phases:

- Qualification and trickle charging
- Fast charge 1 constant current
- Final charge constant voltage or pulsed charging
- Maintenance charge

The qualification process consists in a battery voltage measure, indicating roughly its charge status. If the battery is deeply discharged, that means its voltage is lower than the trickle charging threshold, then the charge must start slowly possibly with a current limited pre-charging process where the current is kept very low with respect to the fast charge value: the trickle charging.

During the trickle charging the voltage across the battery terminals rises; when it reaches the fast charge threshold level the charging process goes into fast charge phase.

During the fast charge phase the process proceeds with a current limited charging; this current limit depends on the required time for the complete charge and from the battery pack capacity. During this phase the voltage across the battery terminals still raises but at a lower rate.

Once the battery voltage reaches its maximum voltage then the process goes into its third state: Final charging. The voltage measure to change the process status into final charge is very important. It must be ensured that the maximum battery voltage is never exceeded, otherwise the battery may be damaged and even explode. Moreover for the constant voltage final chargers, the constant voltage phase (final charge) must not start before the battery voltage has reached its maximum value, otherwise the battery capacity will be highly reduced.

The final charge can be of two different types: constant voltage or pulsed. GE863-QUAD/PY uses constant voltage.

The constant voltage charge proceeds with a fixed voltage regulator (very accurately set to the maximum battery voltage) and hence the current will decrease while the battery is becoming charged. When the charging current falls below a certain fraction of the fast charge current value, then the battery is considered fully charged, the final charge stops and eventually starts the maintenance.

The pulsed charge process has no voltage regulation, instead the charge continues with pulses. Usually the pulse charge works in the following manner: the charge is stopped for some time, let's say few hundreds of ms, then the battery voltage will be measured and when it drops below its maximum value a fixed time length charging pulse is issued. As the battery approaches its full charge the off time will become longer, hence the duty-cycle of the pulses will decrease. The battery is considered fully charged when the pulse duty-cycle is less than a threshold value, typically 10%, the pulse charge stops and eventually the maintenance starts.

The last phase is not properly a charging phase, since the battery at this point is fully charged and the process may stop after the final charge. The maintenance charge provides an additional charging process to compensate for the charge leak typical of a Li-lon battery. It is done by issuing pulses with a fixed time length, again few hundreds of ms, and a duty-cycle around 5% or less.

This last phase is not implemented in the GE863-QUAD/PY internal charging algorithm, so that the battery once charged is left discharging down to a certain threshold so that it is cycled from full charge to slight discharge even if the battery charger is always inserted. This guarantees that anyway the remaining charge in the battery is a good percentage and that the battery is not damaged by keeping it always fully charged (Li-Ion rechargeable battery usually deteriorate when kept fully charged).

Last but not least, in some applications it is highly desired that the charging process restarts when the battery is discharged and its voltage drops below a certain threshold, GE863-QUAD/PY internal charger does it.





1vv0300715 Rev. 1 - 19/09/06

As you can see, the charging process is not a trivial task to be done; moreover all these operations should start only if battery temperature is inside a charging range, usually 5°C - 45°C.

The GE863-QUAD/PY measures the temperature of its internal component, in order to satisfy this last requirement, it's not exactly the same as the battery temperature but in common application the two temperature should not differ too much and the charging temperature range should be guaranteed.

- NOTE: For all the threshold voltages, inside the GE863-QUAD/PY all threshold are fixed in order to maximize Li-lon battery performances and do not need to be changed.
- NOTE: In this application the battery charger input current must be limited to less than 400mA. This can be done by using a current limited wall adapter as the power source.

4.2.2 Thermal Design Guidelines

The thermal design for the power supply heat sink should be done with the following specifications:

- Average current consumption during transmission @PWR level max (rms): 500mA
 Average current consumption during transmission @ PWR level min (rms): 100mA
 Average current during Power Saving: 4mA
- Average current during idle (Power Saving disabled)

 19mA
- NOTE: The average consumption during transmissions depends on the power level at which the device is requested to transmit by the network. The average current consumption hence varies significantly.

Considering the very low current during idle, especially if Power Saving function is enabled, it is possible to consider from the thermal point of view that the device absorbs current significantly only during calls.

If we assume that the device stays into transmission for short periods of time (let's say few minutes) and then remains for a quite long time in idle (let's say one hour), then the power supply has always the time to cool down between the calls and the heat sink could be smaller than the calculated one for 500mA maximum RMS current, or even could be the simple chip package (no heat sink).

Moreover in the average network conditions the device is requested to transmit at a lower power level than the maximum and hence the current consumption will be less than the 500mA, being usually around 150mA.

For these reasons the thermal design is rarely a concern and the simple ground plane where the power supply chip is placed can be enough to ensure a good thermal condition and avoid overheating. For the heat generated by the GE863-QUAD/PY, you can consider it to be during transmission 1W max during CSD/VOICE calls and 2W max during class10 GPRS upload.

This generated heat will be mostly conducted to the ground plane under the GE863-QUAD/PY; you must ensure that your application can dissipate it.





1vv0300715 Rev. 1 - 19/09/06

4.2.3 Power Supply PCB layout Guidelines

As seen on the electrical design guidelines the power supply shall have a low ESR capacitor on the output to cut the current peaks and a protection diode on the input to protect the supply from spikes and polarity inversion. The placement of these components is crucial for the correct working of the circuitry. A misplaced component can be useless or can even decrease the power supply performances.

- The Bypass low ESR capacitor must be placed close to the Telit GE863-QUAD/PY power input pads or in the case the power supply is a switching type it can be placed close to the inductor to cut the ripple provided the PCB trace from the capacitor to the GE863-QUAD/PY is wide enough to ensure a dropless connection even during the 2A current peaks.
- The protection diode must be placed close to the input connector where the power source is drained.
- The PCB traces from the input connector to the power regulator IC must be wide enough to ensure no voltage drops occur when the 2A current peaks are absorbed. Note that this is not made in order to save power loss but especially to avoid the voltage drops on the power line at the current peaks frequency of 216 Hz that will reflect on all the components connected to that supply, introducing the noise floor at the burst base frequency. For this reason while a voltage drop of 300-400 mV may be acceptable from the power loss point of view, the same voltage drop may not be acceptable from the noise point of view. If your application doesn't have audio interface but only uses the data feature of the Telit GE863-QUAD/PY, then this noise is not so disturbing and power supply layout design can be more forgiving.
- The PCB traces to the GE863-QUAD/PY and the Bypass capacitor must be wide enough to ensure no significant voltage drops occur when the 2A current peaks are absorbed. This is for the same reason as previous point. Try to keep this trace as short as possible.
- The PCB traces connecting the Switching output to the inductor and the switching diode must be kept as short as possible by placing the inductor and the diode very close to the power switching IC (only for switching power supply). This is done in order to reduce the radiated field (noise) at the switching frequency (100-500 kHz usually).
- The use of a good common ground plane is suggested.
- The placement of the power supply on the board should be done in such a way to guarantee that the high current return paths in the ground plane are not overlapped to any noise sensitive circuitry as the microphone amplifier/buffer or earphone amplifier.
- The power supply input cables should be kept separate from noise sensitive lines such as microphone/earphone cables.



5 Antenna

The antenna connection and board layout design are the most important part in the full product design and they strongly reflect on the product overall performances, hence read carefully and follow the requirements and the guidelines for a proper design.

5.1 GSM Antenna Requirements

As suggested on the Product Description the antenna and antenna line on PCB for a Telit GE863-QUAD/PY device shall fulfil the following requirements:

A	ANTENNA REQUIREMENTS					
Frequency range	Standard Dual Band GSM/DCS frequency range or					
	Standard Quad Band GSM/DCS/PCS frequency range if used for all four bands					
Bandwidth	80 MHz in GSM900, 70MHz in GSM850 & 170 MHz in DCS & 140 MHz PCS band					
Gain	Gain < 3dBi					
Impedance	50 ohm					
Input power	> 2 W peak power					
VSWR absolute	<= 10:1					
max						
VSWR	<= 2:1					
recommended						

When using the Telit GE863-QUAD/PY, since there's no antenna connector on the module, the antenna must be connected to the GE863-QUAD/PY through the PCB with the antenna pad.

In the case that the antenna is not directly developed on the same PCB, hence directly connected at the antenna pad of the GE863-QUAD/PY, then a PCB line is needed in order to connect with it or with its connector.

This line of transmission shall fulfil the following requirements:

ANTENNA LINE ON PCB REQUIREMENTS					
Impedance 50 ohm					
Max Attenuation	0,3 dB				
No coupling with o	ther signals allowed				
Cold End (Ground Plane) of antenna shall be equipotential to					
the GE863-QUAD/PY ground pins					

Furthermore if the device is developed for the US market and/or Canada market, it shall comply to the FCC and/or IC approval requirements:





1vv0300715 Rev. 1 - 19/09/06

This device is to be used only for mobile and fixed application. The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance. OEM integrators must ensure that the end user has no manual instructions to remove or install the GE863-QUAD/PY module. Antennas used for this OEM module must not exceed 3dBi gain for mobile and fixed operating configurations.

5.2 GSM Antenna - PCB line Guidelines

- Ensure that the antenna line impedance is 50 ohm;
- Keep the antenna line on the PCB as short as possible, since the antenna line loss shall be less than 0,3 dB;
- Antenna line must have uniform characteristics, constant cross section, avoid meanders and abrupt curves;
- Keep, if possible, one layer of the PCB used only for the Ground plane;
- Surround (on the sides, over and under) the antenna line on PCB with Ground, avoid having other signal tracks facing directly the antenna line track;
- The ground around the antenna line on PCB has to be strictly connected to the Ground Plane by placing vias once per 2mm at least;
- Place EM noisy devices as far as possible from GE863-QUAD/PY antenna line;
- Keep the antenna line far away from the GE863-QUAD/PY power supply lines;
- If you have EM noisy devices around the PCB hosting the GE863-QUAD/PY, such as fast switching ICs, take care of the shielding of the antenna line by burying it inside the layers of PCB and surround it with Ground planes, or shield it with a metal frame cover.
- If you don't have EM noisy devices around the PCB of GE863-QUAD/PY, by using a strip-line on the superficial copper layer for the antenna line, the line attenuation will be lower than a buried one:

5.3 GSM Antenna - installation Guidelines

- Install the antenna in a place covered by the GSM signal.
- The Antenna must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- Antenna shall not be installed inside metal cases
- Antenna shall be installed also according Antenna manufacturer instructions.

6 Serial Ports

The serial port on the Telit GE863-QUAD/PY is the core of the interface between the module and OEM hardware.

2 serial ports are available on the module:





1vv0300715 Rev. 1 - 19/09/06

- MODEM SERIAL PORT
- MODEM SERIAL PORT 2 (DEBUG)

6.1MODEM SERIAL PORT

Several configurations can be designed for the serial port on the OEM hardware, but the most common are:

- RS232 PC com port
- microcontroller UART @ 2.8V 3V (Universal Asynchronous Receive Transmit)
- microcontroller UART@ 5V or other voltages different from 2.8V

Depending from the type of serial port on the OEM hardware a level translator circuit may be needed to make the system work. The only configuration that doesn't need a level translation is the 2.8V UART.

The serial port on the GE863-QUAD/PY is a +2.8V UART with all the 7 RS232 signals. It differs from the PC-RS232 in the signal polarity (RS232 is reversed) and levels. The levels for the GE863-QUAD/PY UART are the CMOS levels:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on any digital pad when on	-0.3V	+3.75V
Input voltage on analog pads when on	-0.3V	+3.0 V

Operating Range - Interface levels (2.8V CMOS)


Level	Min	Max
Input high level V _{IH}	2.1V	3.3V
Input low level V _{IL}	0V	0.5V
Output high level V _{OH}	2.2V	3.0V
Output low level V _{OL}	0V	0.35V



1vv0300715 Rev. 1 - 19/09/06

The signals of the GE863-QUAD/PY serial port are:

The signals of the GE863-QUAD/PY serial port are:					
RS232	Signal	GE863-	Name	Usage	
Pin		QUAD/PY			
Number		Pad Number			
1	DCD -	42	Data Carrier Detect	Output from the GE863-QUAD/PY that	
	dcd_uar			indicates the carrier presence	
	t				
2	RXD -	38	Transmit line *see Note	Output transmit line of GE863-QUAD/PY	
	tx_uart			UART	
3	TXD -	37	Receive line *see Note	Input receive of the GE863-QUAD/PY	
	rx_uart			UART	
4	DTR -	39	Data Terminal	Input to the GE863-QUAD/PY that	
	dtr_uart		Ready	controls the DTE READY condition	
5	GND	8-17-28-36-	Ground	ground	
		45-48-50-56			
6	DSR -	43	Data Set Ready	Output from the GE863-QUAD/PY that	
	dsr_uart			indicates the module is ready	
7	RTS -	40	Request to Send	Input to the GE863-QUAD/PY that	
	rts_uart			controls the Hardware flow control	
8	CTS -	41	Clear to Send	Output from the GE863-QUAD/PY that	
	cts_uart			controls the Hardware flow control	
9	RI -	44	Ring Indicator	Output from the GE863-QUAD/PY that	
	ri_uart			indicates the incoming call condition	





TIP: For a minimum implementation, only the TXD and RXD lines can be connected, the other lines can be left open provided a software flow control is implemented.

The signals in the UART connector on the EVK are:

DCD	RXD	
TXD	DTR	
GND	DSR	
RTS	CTS	
RI	GND	



1vv0300715 Rev. 1 - 19/09/06

6.2MODEM SERIAL PORT 2 (Python Debug)

It is available on the following pins:

PIN#	NAME	DESCRIPTION	TYPE
25	TX_TRACE	TX Data	CMOS 2.8V
26	RX_TRACE	RX Data	CMOS 2.8V

6.3RS232 level translation

In order to interface the Telit GE863-QUAD/PY with a PC com port or a RS232 (EIA/TIA-232) application a level translator is required. This level translator must

- invert the electrical signal in both directions
- change the level from 0/3V to +15/-15V

Actually, the RS232 UART 16450, 16550, 16650 & 16750 chipsets accept signals with lower levels on the RS232 side (EIA/TIA-562), allowing for a lower voltage-multiplying ratio on the level translator. Note that the negative signal voltage must be less than 0V and hence some sort of level translation is always required.

The simplest way to translate the levels and invert the signal is by using a single chip level translator. There are a multitude of them, differing in the number of driver and receiver and in the levels (be sure to get a true RS232 level translator not a RS485 or other standards).

By convention the driver is the level translator from the 0-3V UART level to the RS232 level, while the receiver is the translator from RS232 level to 0-3V UART.

In order to translate the whole set of control lines of the UART you will need:

- 5 driver
- 3 receiver

NOTE: The digital input lines working at 2.8VCMOS have an absolute maximum input voltage of 3,75V; therefore the level translator IC shall not be powered by the +3.8V supply of the module. Instead it shall be powered from a +2.8V / +3.0V (dedicated) power supply. This is because in this way the level translator IC outputs on the module side (i.e. GE863-QUAD/PY inputs) will work at +3.8V interface levels, stressing the module inputs at its maximum input voltage.

This can be acceptable for evaluation purposes, but not on production devices.






1vv0300715 Rev. 1 - 19/09/06

NOTE: In order to be able to do in circuit reprogramming of the GE863-QUAD/PY firmware, the serial port on the Telit GE863-QUAD/PY shall be available for translation into RS232 and either it's controlling device shall be placed into tristate, disconnected or as a gateway for the serial data when module reprogramming occurs.

Only RXD, TXD, GND and the On/off module turn on pad are required to the reprogramming of the module, the other lines are unused.

All applicator shall include in their design such a way of reprogramming the GE863-QUAD/PY.

An example of level translation circuitry of this kind is:









1vv0300715 Rev. 1 - 19/09/06

The RS232 serial port lines are usually connected to a DB9 connector with the following layout:



6.4 5V UART level translation

If the OEM application uses a microcontroller with a serial port (UART) that works at a voltage different from 2.8 - 3V, then a circuitry has to be provided to adapt the different levels of the two set of signals. As for the RS232 translation there are a multitude of single chip translators, but since the translation requires very few components, then also a discrete design can be suited. For example a possible inexpensive translator circuit for a 5V driver can be:








1vv0300715 Rev. 1 - 19/09/06

and for a 5V receiver:



NOTE: The UART input line TXD (rx_uart) of the GE863-QUAD/PY is NOT internally pulled up with a resistor, so there may be the need to place an external 47K Ω pull-up resistor, either the DTR (dtr_uart) and RTS (rts_uart) input lines are not pulled up internally, so an external pull-up resistor of 47K Ω may be required.

A power source of the internal interface voltage corresponding to the 2.8VCMOS high level is available at the VAUX pad, whose absolute maximum output current is 100mA.

If VAUX is also used to supply a Camera no additional devices could be connected.

Pull-up resistors can be connected to the VAUX pad provided that the pulled-up lines are GE863-QUAD/PY input lines connected to open collector outputs in order to avoid latch-up problems on the GE863-QUAD/PY.

Care must be taken to avoid latch-up on the GE863-QUAD/PY and the use of this output line to power electronic devices shall be considered with care, especially for devices that generate spikes and noise such as level translators, digital ICs or microcontroller, failure in any of these condition can severely compromise the GE863-QUAD/PY functionality.

NOTE: The input lines working at 2.8VCMOS can be pulled-up with 47K Ω resistors that can be connected directly to the VAUX line.

NO disturbing devices should be powered with the VAUX line; otherwise the module functionality may be compromised.





7 Audio Section Overview

The Base Band Chip of the GE863-QUAD / PY Telit Module provides two different audio blocks; both in transmit (*Uplink*) and in receive (*Downlink*) direction:

"MT lines" should be used for handset function,


"HF lines" is suited for hands -free function (car kit).

These two blocks can be active only one at a time, selectable by AXE hardware line or by AT command.

The audio characteristics are equivalent in transmit blocks, but are different in the receive ones and this should be kept in mind when designing.



1vv0300715 Rev. 1 - 19/09/06





1vv0300715 Rev. 1 - 19/09/06

7.1 Microphone Paths Characteristic and Requirements



TIP: being the microphone circuitry the more noise sensitive, its design and layout must be done with particular care. Both microphone paths are balanced and the OEM circuitry should be balanced designed to reduce the common mode noise typically generated on the ground plane. However also an unbalanced circuitry can be used for particular OEM application needs



TIP: due to the difference in the echo canceller type, the "Mic_MT" audio path is suited for Handset applications, while the "Mic_HF" audio path is suited for hands-free function (car kit). The Earphone applications should be made using the "Mic_HF" audio path but DISABLING the echo canceller by software AT command. If the echo canceller is left active with the Earphone, then some echo might be introduced by the echo cancel algorithm.

"Mic MT" 1st differential microphone path

line coupling

line type

coupling capacitor

differential input resistance

differential input voltage

microphone nominal sensitivity

analog gain suggested

echo canceller type

AC

balanced ≥ 100nF

50kΩ

 $\leq 1,03V_{pp} (365mV_{rms})$

-45 dBV_{rms}/Pa

+ 20dB

handset

"Mic HF" 2nd differential microphone path

line coupling

line type

coupling capacitor

differential input resistance

differential input voltage

microphone nominal sensitivity

• analog gain suggested

echo canceller type

AC

balanced

≥ 100nF

50kΩ

 \leq 65mV_{pp} (23mV_{rms})

-45 dBV_{rms}/Pa

+10dB

car kit hands-free





1vv0300715 Rev. 1 - 19/09/06



TIP: definition of the nominal sensitivity of the microphone lines .

The nominal sensitivity of the microphone lines indicates the voltage level on the GE863-QUAD / PY pins present during "normal spoken" conditions.

For a handset, the "normal spoken" conditions take place when the talker mouth is 7cm far from the microphone; under these conditions the voice will produce an acoustic pressure of -4,7dBPa @1kHz on the microphone membrane.



TIP: electrical equivalent signal and operating voice levels.

At "normal spoken" conditions, a microphone having the suggested nominal sensitivity of -45dBV_{rms}/Pa, will produce

the electrical equivalent signal: $MicLevel = (-45) + (-4.7) = -49.7 dB_{Vrms}$

 $MicVoltage = 10^{(-49.7/20)} = 3.3*10^{-3} V_{rms}$ that means :

During a call, this level varies according to the volume of the talker voice; usually the following rough thumb rule for the dynamic range may be used:

- 1) the talker is screaming. This is the strongest voice level condition: the signal increases by +20dB;
- 2) the talker is whispering. This is the *lowest voice level* condition: the voice level decreases by 50dB.

These changes must be considered for designing the external microphone amplifier.



TIP: example of external microphone amplifier calculation.

Let's suppose to use the 1st differential microphone path. In this case the maximum differential input voltage to "*Mic_MT*" lines is 365mV_{rms}(1,03V_{pp}) corresponding to –8,76dBV.

Now we can calculate the maximum voltage gain of an external microphone amplifier G_A :

$$[(MicLevel + 20dB) + G_A] = -8,76dBV$$

$$[-49,7+20+G_A] = -8,76$$

$$-40,9+20 = -G_A$$

 $G_A = 20,94dB$ \rightarrow you can set G_A = +20dB to use standard resistor values.

























1vv0300715 Rev. 1 - 19/09/06



TIP: environment consideration.

For hands-free/car kit microphone, you must take into account the voice attenuation, due to the distance between the microphone itself and the talker, when designing the external microphone amplifier.

Not only, you must consider that the microphone will pick up also ambient noise; to overcome this problem it is preferable to set the gain of the microphone 10dB lower with respect to the calculated value for a nominal sensitivity. The corresponding reduction in signal level will be compensated by an increased voice volume of the talker which will speak louder because of the ambient noise.

For a car cabin usually the distance between the microphone itself and the talker is *40/50cm*; in these conditions the attenuation can be considered as a thumb rule around *20dB*.

For the earphone we shall distinguish two different types: the earphones having the microphone sustained close to the mouth and the ones having the microphone on the earpiece cable.

The same considerations for the additional voice attenuation due to the distance from the microphone and the noise pick up can be made for the earphone having the microphone on the earpiece cable, while the other kind of earphone shall be threaten as an handset.



TIP: how to compensate the losses in car cabin hands-free condition .

The voice signal, that in the "normal spoken" conditions produces on the microphone membrane an acoustic pressure of -4,7dBPa at 1kHz, will have a further attenuation of 20dB due the 50cm distance

Therefore a microphone having the suggested nominal sensitivity of -45dBV_{rms}/Pa,will produce a lower electrical

equivalent signal : MicLevel = (-45) + (-4.7)-20 = -69.7

that means: $MicVoltage = 10^{(-49.7/20)} = 0.33*10^{-3}$

Setting the "microphone gain" at +10dB (3 times), the signal in the nominal conditions on the "Mic HF" inputs s of GE863-QUAD / PY Telit Module will be :

"Mic_HF" Level = 0,33* 10 -3 * 3=1* 10 -3

Hence in these conditions the signal level on the "*Mic_HF*" input pads of the GE863-QUAD / PY is 10 dB (3 times) lower than the nominal, as suggested.





1vv0300715 Rev. 1 - 19/09/06

7.2 General Design Rules

There are several configurations for the audio paths, but the most effective difference is between balanced and unbalanced microphone configuration.

It is highly recommended to keep the whole microphone path balanced even if this means having 2 wires connecting the microphone instead of one needed (plus ground) in the unbalanced case. The balanced circuitry is more suited because of its good common mode noise rejection, reducing the *216 Hz* burst noise produced during the GSM transmissions.

- Where possible use balanced microphone circuitry
- Keep the microphone traces on the PCB and wires as short as possible.
- If your application requires an unbalanced microphone, then keep the lines on the PCB balanced and "unbalance" the path close to the microphone wire connector if possible.
- For the microphone biasing voltage use a dedicated voltage regulator and a capacitor multiply circuit.
- Make sure that the microphone traces in the PCB don't cross or run parallel to noisy traces (especially the power line)
- If possible put all around to the microphone lines a ground trace connected to the ground plane by several vias. This is done in order to simulate a shielded trace on the PCB.
- The biasing circuit and eventually the buffer can be designed in the same manner for the internal and external microphones.

7.3 Other considerations

If your application is a hands-free/car kit scenario , but you need to put microphone and speaker inside the same box :

- try to have the maximum possible distance between them, at least 7cm;
- becauses the microphone type is very important, if you use an omni-directional one (and this is the typical application) please seal it on the rear side (no back cavity) in order not to collect unwanted signals;
- try to make divergent the main axes of the two devices.





7.4 Microphone Biasing

The electret microphones usually need a biasing voltage to work properly. Refer to your microphone provider for the characteristics required.




NOTE: The microphones have a hot wire were the positive biasing must be connected. Usually it is indicated by a + symbol or a red point. If the polarity of the bias is reversed, then the microphone will not work properly. For this reason be sure to respect the mic. biasing polarity.

7.4.1 Balanced Microphone Biasing

The balanced microphone bias voltage should be obtained from a dedicated voltage regulator, in order to eliminate the noise present on the power lines. This regulator can be the same for all the audio paths. The microphone should be supplied from a capacitor multiply circuit. For example a circuit for the balanced microphone biasing can be:





NOTE: In the balanced application the resistors R2 and R3 must have the same value to keep the circuit balanced.





1vv0300715 Rev. 1 - 19/09/06




NOTE: The cable to the microphone should not be shielded, instead a twisted pair cable shall be used.



NOTE: The microphone sensitivity changes with the value of R2 and R3. Usually the microphones are characterized with $2k\Omega$ biasing resistance, so try to keep the sum of R2 and R3 around $2k\Omega$. Refer to your microphone manufacturer for the mic. characteristics.


7.4.2 Unbalanced Microphone Biasing

The unbalanced microphone biasing voltage should be obtained from a dedicated voltage regulator, in order to eliminate the noise present on the power lines. This regulator can be the same for all the audio paths. The microphone should be supplied from a capacitor multiply circuit. For example a circuit for the unbalanced microphone biasing can be:





1vv0300715 Rev. 1 - 19/09/06



- NOTE: The cable to the microphone should be shielded.
- NOTE: The microphone changes with the value of R2. Usually the microphone sensitivity is characterized with $2k\Omega$ biasing resistance, so try to keep the value of R2 around $2k\Omega$. For mic. characteristics refer to the manufacturer.



1vv0300715 Rev. 1 - 19/09/06


7.5 Microphone Buffering

As seen previously, a microphone shall be connected to the input pins of the GE863-QUAD / PY through a buffer amplifier that boosts the signal level to the required value.

Again the buffered microphone circuitry can be balanced or unbalanced: where possible it is always preferable a balanced solution. The buffering circuit shall be placed close to the microphone or close to the microphone wire connector.

7.5.1 Buffered Balanced Mic

A sample circuit can be:



This circuit has a gain of 10 times (+20 dB), and is therefore suited for the " $\it Mic_MT$ " input if you have a microphone with a sensitivity close to the suggested one (-45 dBV_{rms}/Pa). If your microphone has a different sensitivity or if the buffer is connected to the " $\it Mic_HF$ " inputs , then a gain adjustment shall be done by changing resistors R604 and R606 (if the required value is not a standard one , you can change R605 e R607) and as a consequence the capacitors C636 and C637 to maintain the bandwidth 150-4000Hz (at -3dB).





1vv0300715 Rev. 1 - 19/09/06

The buffer gain is given by the formula:

$$Gain = \frac{R604}{R605} = \frac{R606}{R607}$$

The C636 and C637 capacitors are placed in order to cut off the gain at higher frequencies than the transmitted GSM band, the cutoff frequency (-3dB) should be 3500Hz in order to have -1dB at 3kHz. The cutoff frequency is given by the formula:

$$freq. = \frac{1}{2\pi * R604 * C637} = \frac{1}{2\pi * R606 * C636}$$
 [Hz]



TIP: example of calculation .

Let's assume you have a microphone with a sensitivity of -45 dBV_{rms}/Pa and you want to use it in 1st differential microphone path ("**Mic_MT**" inputs) in "normal spoken" conditions at acoustic pressure of -4.7dBPa.

As reported at page 33, the electrical level output from the microphone will be:

$$MicLevel = (-45) + (-4.7) = -49.7 dB_{Vrms}$$

corresponding to:

MicVoltage =
$$10^{(-49.7/20)} = 3.3*10^{-3} V_{rms}$$

When the talker is screaming ,we will have a signal of 330 mV_{rms} on the "**Mic_MT**" inputs due to a 20dB higher Mic Level (see TIP 1) with a buffer gain G_A :

$$G_A = 20 \log (AmplifierOutput / MicVoltage) = 20 \log (330 * 10^{-3})/(33 * 10^{-3}) = 20 \log 10 = 20 dB$$

The corresponding values for the resistors on the buffer could be (if we keep the input resistance $10k\Omega$)

$$R604 = R606 = gain^* R607 = gain^* R605 = 10^* 15 = 150 \text{ k}\Omega$$

The commercial values of $150k\Omega$ & $15k\Omega$ are then chosen.

As a consequence the values of the capacitors C636 and C637 shall be:

$$C636=C637= 1/(2\pi*4000*R606)= 265*10^{-12} F$$


A commercial value of 270pF gives a cutoff frequency of 3931Hz with an errorless than 1,8%.





1vv0300715 Rev. 1 - 19/09/06

7.5.2 Buffered Unbalanced (Single Ended) Microphone .



The above schematic can be used for a single ended (*buffered unbalanced*) microphone; the required biasing circuitry is not included. Note also that the capacitor C3 is not needed. The gains of the two amplifiers are given by the formulas:

$$Gain(\text{not inverting buffer}) = 1 + \frac{R719}{R720}$$
 $Gain(\text{inverting buffer}) = \frac{R711}{R708}$

Assigning half of overall gain to each amplifier, you will obtain the requested gain because of doubling the microphone signal path; in fact by the use of two amplifiers (the upper as "inverting" and the lower as "not inverting" configuration) we obtain an additional +6dB gain (2 times).

Remember: the "not inverting" amplifier section gain shall not be less than 1. Like for the balanced buffered microphone, the amplifier overall gain can be modify changing the value of resistor R719/R720 and R711 and as a consequence the capacitors C726 and C727. It is advisable to change R708 only if you have difficulty to find a commercial value for R711; in this case change R708 as little as possible.

The -3dB bandwidth is given by the approximated formula (considering C725 >> C726):





1vv0300715 Rev. 1 - 19/09/06

$$freq. = \frac{1}{2\pi * R719 * C726} = \frac{1}{2\pi * R711 * C727}$$
 [Hz]

The buffer bandwidth at -3dB shall be 4KHz.

Note that the biasing of the operational amplifier is given for the inverting amplifier by the series divider R714-R715. The 100nF capacitor C719 is needed to filter the noise that could be coupled to that divider. For the not inverting operational amplifier the biasing is given by a different divider R715-R717 with the capacitor C720 and through a series resistor R718 of $470K\Omega$.



TIP: example of calculation.

Llet's assume you have a microphone with a sensitivity of $-45 dBV_{ms}$ /Pa and you want to use it in 2nd differential microphone path ("**Mic_HF**" inputs) in "normal spoken" conditions at acoustic pressure of -4.7 dBPa.

As reported at page XX, the electrical level output from the microphone will be:

$$MicLevel = (-45) + (-4.7) = -49.7 dBV_{rms}$$

but we have to consider 20dB loss due to the higher distance from the mouth of the talker (50cm).

$$MicLevel = (-49.7) + (-20) = -69.7 \, dBV_{rms}$$

corresponding to

$$MicVoltage = 10^{(-69.7/20)} = 0.33*10^{-3}$$

In order to have a signal of 1 mV_{rms} at the "Mic_HF" inputs, as suggested at TIP "environment consideration",

the buffer must have a gain

$$G_A$$
= "Mic_HF /MicVoltage = $(1*10^{-3})/(0.33*10^{-3})$ =3 or +10 dB

Keeping in mind that "balancing the line will double the signal", to calculate the resistor values assign half of required gain G_A to each amplifier section. And therefore $G_S = 1,5$ times (or +3,52dB).

Choosing as $10k\Omega$ as the input resistance , the corresponding values for the resistors on the buffer will be :

$$R711 = G_S * R708 = 1.5*10 = 15 k\Omega$$

$$R719 = (G_S - 1) * R720 = (1.5 - 1)*10 = 5 k\Omega$$

The commercial values of $15k\Omega$ and $5.6k\Omega$ be accepted .





1vv0300715 Rev. 1 - 19/09/06

As a consequence of the assigned values of the resistors, the nominal values of C726 and C727 are

C726= $1/(2\pi*4000*R719)$ = $7.10*10^{-9}$ F

C727= $1/(2\pi^*4000^*R711)$ = 2,65 *10 ⁻⁹ F

modified in **6,8nF** (f_{c1} =4181Hz) and **2,7nF** (f_{c2} =3931Hz) because of commercial values .



8 OUTPUT LINES (Speaker)

8.1 Short description

The Telit GE863-QUAD / PY provides two audio paths in receive section. Only one of the two paths can be active at a time, selectable by *AXE* hardware line or by AT command.

You must keep in mind the different audio characteristics of the receive blocks when designing :

- \rightarrow the "Ear_MT" lines EPN1 and EPP1 are the Differential Line-Out Drivers; they can drive an external amplifier or directly a 16 Ω earpiece at -12dBFS (*);
- \rightarrow the "Ear_HF" lines EPPA1_2 and EPPA2 are the Fully Differential Power Buffers; they can directly drive a 16Ω speaker in differential (balanced) or single ended (unbalanced) operation mode.
- (*) FS: acronym of Full Scale. It is equal to 0dB, the maximum Hardware Analog Receive Gain of BaseBand Chip.

The "Ear_MT" audio path should be used for handset function, while the "Ear_HF" audio path is suited for hands-free function (car kit).

Both receiver outputs are B.T.L. type (Bridged Tie Load) and the OEM circuitry shall be designed bridged to reduce the common mode noise typically generated on the ground plane and to get the maximum power output from the device; however also a single ended circuitry can be designed for particular OEM application needs.



8.2 Output Lines Characteristics

"Ear MT" Differential Line-out Drivers Path

line coupling:

 line type:
 output load resistance:

 internal output resistance:

 DC

 bridged
 ≥ 14 Ω

 4 Ω (typic

internal output resistance:
 signal bandwidth:
 4 Ω (typical)
 150 - 4000 Hz @ -3 dB

• max. differential output voltage 1310 mV_{rms} (typ, open circuit)

differential output voltage
 SW volume level step
 328mVrms /16 Ω @ -12dBFS
 2 dB

10

number of SW volume steps

"Ear_HF" Power Buffers path

 $\begin{array}{ll} \bullet & \text{line coupling:} & \text{DC} \\ \bullet & \text{line type:} & \text{bridged} \\ \bullet & \text{output load resistance:} & \geq 14 \ \Omega \\ \end{array}$

• internal output resistance: $4 \Omega (>1,7 \Omega)$

• signal bandwidth: 150 - 4000 Hz @ -3 dB

• max. differential output voltage 1310 mV_{rms} (typ, open circuit)

• max. single ended output voltage 656 mV_{rms} (typ, open circuit)

SW volume level step
number of SW volume steps
- 2 dB
10



8.3 General Design Rules

There are several configurations for the audio output path, but the various design requirements can be grouped into three different categories:

- handset earphone (low power, typically a handset)
- hands-free earphone (low power, typically a earphone)
- car kit speakerphone (high power, typically a speaker)

The three groups have different power requirements, usually the first two applications need only few mW of power, which can be directly drained from the GE863-QUAD / PY pads, provided a suited speaker is used. This direct connect design is the cheaper and simpler solution and will be suited for the most of the earphone design requirements. There's no need to decouple the output ear lines if a suited earpiece is connected. For the last group, the speakerphone, a power amplifier is required to raise the output power up to 5-10W required in a car cabin application. All the designs shall comply with the following guidelines:

- Where possible use a bridged earphone circuitry, to achieve the maximum power output from the device.
- Keep the earphone traces on the PCB and wires as short as possible.
- If your application requires a single ended earpiece and you want a direct connection, then leave one of the two output lines open and use only the other referred to ground. Remember that in this case the power output is 4 times lower than the bridged circuit and may not be enough to ensure a good voice volume.
- Make sure that the earphone traces in the PCB don't cross or run parallel to noisy traces (especially the power line)
- The cable to the speaker shall be a twisted pair with both the lines floating for the bridged output type, shielded with the shield to ground for the single ended output type.

8.3.1 Noise Filtering

The I/O of the PCB should have a noise filter close to the connector, to filter the high frequency GSM noise. The filter can be a Π formed by 2 capacitor and a inductance, with the one capacitor of 39pF - 0603 case , and the other capacitor of 1nF - 0603; the inductance shall have a value of $39\mu H$.



1vv0300715 Rev. 1 - 19/09/06

8.4 Handset Earphone Design

As seen previously, a 16Ω earpiece can be directly connected to the output pads EAR_MT+ and EAR MT- of the *GE863-QUAD / PY*.

This solution is often the more cost effective, reducing the components count to a minimum. There are several limitations to the use of this solution: speaker direct connect imposes the speaker characteristics to be almost exactly the suggested ones, otherwise the power output may be reduced (if speaker impedance is bigger than 16Ω) or the *GE863-QUAD / PY* ear port may be damaged (if speaker impedance is less than 15Ω).

The other limitation of the speaker direct connection is the power output capability of the *GE863-QUAD / PY* which is limited and for some particular applications may not be enough.


For these reasons, when the power output of the *GE863-QUAD / PY* is not enough or if the speaker characteristics are different from the suggested, then it is preferable to use an amplifier to increase the power and current output capabilities.

Again the output from the *GE863-QUAD / PY* is bridged and both lines should be used, where possible, as inputs to the power amplifier. This ensures a higher common mode rejection ratio, reducing the GSM current busts noise on the speaker output.

In this case the " EAR_MT " lines from the GE863-QUAD / PY should be AC coupled with a ceramic capacitor of 100nF (or bigger).

It is always desirable to have a mute control on the amplifier, in order to turn it off while the device is not sending signal to the output, in this manner the amplifier background noise which may be audible during idle conditions is cut off.

A principle schematic may be:








1vv0300715 Rev. 1 - 19/09/06

The resulting gain and high pass cut can be obtained with the formula:

$$Gain = \frac{R3}{R2}$$

$$freq. = \frac{1}{2\pi * R3 * C4}$$
 [Hz]

And an example of internal Ear amplifier could be :



Some amplifier require a low impedance load at high frequency in order to avoid auto oscillation, this can be made with a capacitor (100nF) in series with a resistor (15Ω) .

When designing your application, remember to provide an adequate bypass capacitor to the amplifier and place it close to the power input pin of the IC, keeping the traces as short as possible.

8.5 Hands-Free Earphone (Low Power) Design

The same design considerations made for the handset are valid for the hands-free earphone.



8.6 Car Kit Speakerphone Design

For the car kit speaker phone function the power output requirement is usually at least 4W, therefore an amplifier is needed to boost the *GE863-QUAD/PY* output.


The design of the amplifier shall comply with the following guidelines:

- The input to the amplifier <u>MUST</u> be taken from the "**Ear_HF**" audio path of the GE863-QUAD / PY, because of its echo canceller parameters suited to a car cabin use.
- The amplifier shall have a gain of 30-40 times (29-32 dB) to provide the desired output power of 5-10W with the signal from the *GE863-QUAD / PY* "*Ear_HF*" audio output lines.
- If the amplifier has a fixed gain then it can be adjusted to the desired value by reducing the input signal with a resistor divider network.
- The amplifier shall have a mute control to be used while not in conversation. This results in two benefits: eliminating the background noise when not in conversation and saving power.
- The power to the amplifier should be decoupled as much as possible from the GE863-QUAD / PY
 power supply, by either keeping separate wires and placing bypass capacitors of adequate value
 close to the amplifier power input pads.
- The biasing voltage of the amplifier shall be stabilized with a low ESR (e.g. a tantalum) capacitor of adequate value.



NOTE: The GE863-QUAD / PY audio path connected to the car kit hands-free amplifier MUST be "Ear_HF" one, otherwise the echo cancellation will not be done due to the difference in the echo canceller characteristics of the GE863-QUAD / PY internal audio path from the external audio path.

Example of car kit amplifier schematic.





Reproduction forbidden without Telit Communications S.p.A. written authorization - All Right reserved



8.7 The Evaluation Kit for Telit Modules EVK2

8.7.1 Short Description

Telit supplies the Evaluation Kit for Telit modules EVK2 *to* assist the designer to develop his own applications based on GE863-QUAD / PY Telit module.

The EVK2 is formed by a mother board and a dedicated Telit module Interface Board with RF antenna connectors.

It provides a fully functional solution for a complete data/phone application.

The motherboard has multiple power supply possibilities and is equipped with SIM card housing, RS 232 serial port level translator, direct USB1.1 connection, and two audio input/output paths.

The only items you have to provide are:

- 1) a personal computer or microcontroller;
- 2) a SIM card with a valid Network subscription:
- 3) the audio accessories:
- 4) a knowledge of AT commands programming;
- 5) a power supply

The connection between the *EVK2* and your PC (or other DTE) are realized by standard *RS232* or *USB 1.1* ports.

The communications between your application and Telit Modules are realized connecting the Asynchronous Serial Interfaces of the module's Base Band Chips (ASCO and ASC1) through:

- → a double stacked standard DB9 connector, that provides 2 serial communication paths RS232 protocol up to 115Kbit/sec .
- → a CMOS *HUB*, that makes both serial interfaces accessible through one physical connection providing two-way communication in compliance with *USB version 1.1 specification*. The second one is the only possibility with portable personal computers, that generally have not the

The second one is the only possibility with portable personal computers, that generally have not the RS232 port.

Furthermore, the EVK2 allows to benefit of the special features of the new Telit Module versions with PYTHON Script Interpreter





1vv0300715 Rev. 1 - 19/09/06

The ASC1 port is used for:

 Continuous of debug messages of the PYTHON Script Interpreter (requires PYTHON version modules;

For further detailed description refer to Technical Specification 30276st10285a r3.

8.7.2 EVK2 Audio Lines Characteristics

Low Power Audio1 Outputs (Ear_MT+" line)

• line coupling: AC

• line type: single ended referred to GND

• load impedance: \geq 16 Ω

signal bandwidth: 150 - 4000 Hz @ -3 dB
 max.output 655mV_{rms} (open circuit)

max. differential output voltage
 164mV_{rms} (typ) /16 Ω @ -12dBFS

Low Power Audio2 Outputs (Ear_HF+" line)

• line coupling: AC

line type: single ended referred to GND

• load impedance: \geq 16 Ω

signal bandwidth: 150 - 4000 Hz @ -3 dB max. single ended output voltage 655mV_{rms} (open circuit)

High Power Audio1 / Audio2 Outputs

line coupling: DC line type: balanced

• load impedance: ≥ 8 Ω

• signal bandwidth: 150 - 4000 Hz @ -3 dB

• maximum power output: 500 mW @ 8 Ω • THD+N 1% @ 350mW



1vv0300715 Rev. 1 - 19/09/06

9 SIM DESIGN GUIDES

In all Telit modules there are five pins for SIM card holder connection. These lines are:

SIMVCC (SIM Power supply)

SIMRST (SIM Reset) SIMIO (SIM Data)

SIMIN (SIM Presence/Absence)

SIMCLK (SIM Clock)

SIM connection must take in account of **four** key issues:

9.1 Data Integrity

Standard rules for digital layout and routing must be followed taking in consideration that SIMCLK has frequency of 3.57 MHz and SIMIO has 9600Bps baud rate.

9.2 EMI/EMC

This is a key aspect to consider designing an application based on TELIT module with internal antenna and/or without a proper-shielded box. Some of these conditions may occur:

- Antenna picks-up digital noise coming from SIM card lines.
- Antenna radiated field may interfere digital lines.
- Digital lines (in particular clock) may radiate spurious in the surrounding space.

To overcome all these potential problems, connection lines must be kept as short as possible and shielded.

SIM-holder position has to be as far as possible from antenna.

RF bypass capacitors (10pF...33pF) closed to SIM card SIM-holder are another good care.

When connection is not short, insertion of 10..100ohm resistor with 10..33pF capacitor (RC filter) is a good caution to improve EMI from SIMCLK line.

Do not insert resistor on SIMVCC, SIMRST and SIMIO lines, their use is not supported by SIM electrical interface.

9.3 ESD

Take standard ESD caution if application based on TELIT module has SIM holder with contacts reachable from human body.






9.4 SIM Supply

Do not connect capacitance greater than 10nF to SIMVCC line.

Other notes:

- SIMIN doesn't require any pull-up resistor. It is built in.
- SIM card is detected inserted when this line is short to ground.
- If in the application the SIM holder doesn't foresee the switch for the presence/absence of the SIM card, the **SIMIN** line must be connected to ground.


9.5 SCHEMATIC






1vv0300715 Rev. 1 - 19/09/06

9.6 LAYOUT







10 General Purpose I/O

The general purpose I/O pads can be configured to act in three different ways:

- input
- output
- alternate function (internally controlled)

Input pads can only be read and report the digital value (high or low) present on the pad at the read time; output pads can only be written or queried and set the value of the pad output; an alternate function pad is internally controlled by the GE863-QUAD / PY firmware and acts depending on the function implemented.

Not all GPIO pads support all these three modes:

- GPIO5 supports all three modes and can be input, output, RFTX monitor output (Alternate function)
- GPIO6 supports all three modes and can be input, output, alarm output (Alternate function)
- GPIO7 supports all three modes and can be input, output, buzzer output (Alternate function)

All GPIO pads are 2.8V CMOS signals and their interface levels are the same specified in the paragraph 5.

10.1 Using a GPIO Pad as INPUT

The GPIO pads, when used as inputs, can be connected to a digital output of another device and report its status, provided this device has interface levels compatible with the 2.8V CMOS levels of the GPIO.

If the digital output of the device to be connected with the GPIO input pad has interface levels different from the 2.8V CMOS, then it can be connected to GPIO1 or can be buffered with an open collector transistor, provided a $47 \mathrm{K}\Omega$ pull-up resistor is connected as seen in the paragraph 6.4 5V UART level translation.

10.2 Using a GPIO Pad as OUTPUT

The GPIO pads, when used as outputs, can drive 2.8V CMOS digital devices or compatible hardware. When set as outputs, the pads have a push-pull output and therefore the pull-up resistor may be omitted.





1vv0300715 Rev. 1 - 19/09/06

10.3Using the Alarm Output GPIO6

The GPIO6 pad, when configured as Alarm Output, is controlled by the GE863-QUAD / PY module and will rise when the alarm starts and fall after the issue of a dedicated AT command.


This output can be used to power up the GE863-QUAD / PY controlling microcontroller or application at the alarm time, giving you the possibility to program a timely system wake-up to achieve some periodic actions and completely turn off either the application and the GE863-QUAD / PY during sleep periods, drammatically reducing the sleep comsumption to few μ A.

In battery powered devices this feature will greatly improve the autonomy of the device.

10.4 Using the Buzzer Output GPIO7

The GPIO7 pad, when configured as Buzzer Output, is controlled by the GE863-QUAD / PY module and will drive with appropriate square waves a Buzzer driver.

This permits to your application to easily implement Buzzer feature with ringing tones or melody played at the call incoming, tone playing on SMS incoming or simply playing a tone or melody when needed by your application.



A sample interface scheme is included below to give you an idea of how to interface a Buzzer to the GPIO7:



NOTE: To correctly drive a buzzer a driver must be provided, its characteristics depend on the Buzzer and for them refer to your buzzer vendor.





11 DAC and ADC section

11.1DAC Converter

11.1.1 Description

The GE863-QUAD / PY module provides a Digital to Analog Converter. The signal (named DAC_OUT) is available on BGA Ball #63 of the GE863-QUAD / PY module and on pin 17 of PL104 on EVK2 Board (CS1151).

The on board DAC is a 10 bit converter, able to generate a analogue value based a specific input in the range from 0 up to 1023. However, an external low-pass filter is necessary

	Min	Max	Units
Voltage range (filtered)	0	2,6	Volt
Range	0	1023	Steps

The precision is 10 bits so, if we consider that the maximum voltage is 2V, the integrated voltage could be calculated with the following formula:

Integrated output voltage = 2 * value / 1023

DAC_OUT line must be integrated (for example with a low band pass filter) in order to obtain an analog voltage.



11.1.2 Enabling DAC

An AT command is available to use the DAC function.


The command is AT#DAC[=<enable>[,<value>]]

<value> - scale factor of the integrated output voltage (0..1023 - 10 bit precision)
it must be present if <enable>=1

Refer to SW user guide or to GE863-QUAD / PY AT commands specification for the full description of this function.

NOTE: The DAC frequency is selected internally. D/A converter must not be used during POWERSAVING.

11.1.3 Low Pass Filter Example





11.2ADC Converter

11.2.1 Description

The GE863-QUAD / PY module provides 3 Analog to Digital Converters. The input lines are available on:

ADC_IN1 on BGA Ball #23 of the GE863-QUAD / PY module and on pin 19 of PL104 on EVK2 Board (CS1151).

ADC_IN2 on BGA Ball #74 of the GE863-QUAD / PY module and on pin 20 of PL104 on EVK2 Board (CS1151).

ADC_IN3 on BGA Ball #70 of the GE863-QUAD / PY module and on pin 21 of PL104 on EVK2 Board (CS1151).

The on board A/D is 11-bit converter. It is able to read a voltage level in the range of 0÷2 volts applied on the ADC pin input, store and convert it into 11 bit word.

	Min	Max	Units
Input Voltage range	0	2	Volt
AD conversion	-	11	bits
Resolution	-	< 1	mV

11.2.2 Using ADC Converter

An AT command is available to use the ADC function.

The command is AT#ADC=1,2

The read value is expressed in mV

Refer to SW user guide or to GE863-QUAD / PY AT commands specification for the full description of this function.





12 Camera

12.1Transchip Camera

The GE863-QUAD / PY provides a direct support for Transchip digital cameras with the following characteristics:

Type:	TRANSCHIP TC5747
Technology:	CMOS COLOR camera
Max picture size:	VGA 480x640 pixels landscape
Output format:	JPEG
Sensitivity:	4 Lux



1vv0300715 Rev. 1 - 19/09/06

12.1.1 Camera Interface Connectors

The pinout of the module and a 24 pins ZIF connector for the CMOS camera provide the interface connection between GE863-QUAD / PY and Transchip camera.

GE863-QUAD / PY signal				TC5747MF24L		
Pin	Signal	I/O	Notes	Pin	Signal	I/O
55	GPIO3	0	I2C bus serial clock	1	SCLK	I
8-17	GND		Ground	2	AGND	I
31	VAUX	0	Power Supply	3	AVDD28 [*]	I
5	GPIO9	0	Camera Reset	4	RESET_N	I
7	MON1_CAM	0	Clock	5	CLK_IN"	I
8-17	GND		Ground	6	DGND	I
	n.c		n.c.	7	DOUT_0	I/O
	n.c		n.c.	8	DOUT_1	I/O
	n.c		n.c.	9	DOUT_2	I/O
	n.c		n.c.	10	DOUT_3	I/O
	n.c		n.c.	11	DOUT_4	I/O
	n.c		n.c.	12	DOUT_5	I/O
	n.c		n.c.	13	DOUT_6	I/O
	n.c		n.c.	14	DOUT_7	I/O
	n.c		n.c.	15	DOUT_8	I/O
	n.c		n.c.	16	VCLKOUT	0
	n.c		n.c.	17	VALIDH	0
	n.c		n.c.	18	VALIDV	0
31	VAUX	0	Power Supply	19	DVDD28	I
32	GPIO4	I/O	I2C bus serial data	20	SDIN	I/O
8-17	GND		Ground	21	PS1	I
6	GPIO8	0	Camera power type selector	22	PS2	I
8-17	GND		Ground	23	SHIELD	-
			Flash Enable	24	LED_CTRL	0

^{*}Filter the AVDD28.

^{**} Non-connected.



Use a Buffer between module clk out, MON1_CAM and camera clk in, CLK_IN.



1vv0300715 Rev. 1 - 19/09/06

Fig 1. Camera Physical Detail & Connector





Fig 2. Camera Socket Connector






Reproduction forbidden without Telit Communications S.p.A. written authorization - All Right reserved



12.1.2 EVB for Transchip camera support

In order to interface the Telit GE863-QUAD / PY with a CMOS camera, Telit has developed an evaluation board. The EVK allows the connector of all Telit modules through 2 connectors of 40 pins each.

The I2CBUS DUAL CAMERA board is plugged in the 2 connectors of 30 pins each on the module board.








12.1.3 Block Diagram for supported cameras


The numbers on the left side of the Camera's connectors refers to Module Connector's pin number. DVDD is VAUX1 power supply from GE863-QUAD / PY

CAMERA TRANSCHIP





12.1.4 Schematic Diagrams for supported camera







12.1.5 Example usage script for camera

Camera setting: (shown here are the defaults ones)

>AT#CAMSEL=0 (camera selection: 0-auto, 1-agilent, 2-transchip)

OK

>AT#CMODE=0 (camera mode: 0-day, 1-night)

OK

>AT#CAMQUA=0 (camera quality: 0-low, 1-medieum, 2-high)

OK

>AT#CAMRES=0 (camera resolution: 0-VGA, 1-QVGA, 2-QQVGA)

OK

>AT#CAMCOL=0* (camera color: 0-color, 1-grayscale)

OK

>AT#CAMZOOM=0 (camera zoom: 0-x1, 1-x2, 2-x4)

OK

>AT#CAMTXT=0* (camera timestamp: 0-no, 1-time only, 2-data only, 3-time&data)

OK

Taking an reading a photo:

>AT#CAMEN=1 (camera ON)

OK

>AT#TPHOTO (take photo)

OK

>AT+OBJL? (see photo dimension)

#OBJL: Snapshot,38900 (where 38900 is the file dimension in bytes of the photo taken)

OK

>AT#RPHOTO (download the photo)

...data..... (where ...data... Correspond to the photo data in binary)

OK

>AT#TPHOTO

OK

>AT#RPHOTO Repeating photo capture and download n times

...data.....

OK

>AT#CAMEN=O (camera OFF)

*only Transchip camera






13 Mounting the GE863-QUAD / PY on the Application Board

13.1General

The Telit GE863-QUAD / PY module has been designed in order to be compliant with a standard lead-free SMT process


13.2 Module Finishing & Dimensions







1vv0300715 Rev. 1 - 19/09/06








1vv0300715 Rev. 1 - 19/09/06

13.2.1 Recommended foot print for the application







1vv0300715 Rev. 1 - 19/09/06

13.2.2 Debug of the GE863 in Production

To test and debug the mounting of the GE863, we strongly recommend to foreseen test pads on the host PCB, in order to check the connection between the GE863 itself and the application and to test the performance of the module connecting it with an external computer. Depending by the customer application, these pads include, but are not limited to the following signals:


- TXD
- RXD
- ON/OFF
- RESET
- GND
- VBATT
- TX TRACE
- RX TRACE
- PWR_CTL


13.2.3 Stencil

Stencil's apertures layout can be the same of the recommended footprint (1:1), we suggest a thickness of stencil foil \geq 120µm.

13.2.4 PCB pad Design

"Non solder mask defined" (NSMD) type is recommended for the solder pads on the PCB.










1vv0300715 Rev. 1 - 19/09/06

Recommendations for PCB pad dimensions

Ball pitch [mm]	2
Solder resist opening diameter A [mm]	1,150
Metal pad diameter B [mm]	1 ± 0.05

Placement of microvias not covered by solder resist is not recommended inside the "Solder resist opening", unless the microvia carry the same signal of the pad itself.



Holes in pad are allowed only for blind holes and not for through holes.

Recommendations for PCB pad surfaces:

Finish	Layer thickness [µm]	Properties
Electro-less Ni /	3 –7 /	good solder ability protection, high
Immersion Au	0.05 - 0.15	shear force values

The PCB must be able to resist the higher temperatures, which are occurring at the lead-free process. This issue should be discussed with the PCB-supplier. Generally, the wet-ability of tin-lead solder paste on the described surface plating is better compared to lead-free solder paste.

13.2.5 Solder paste

	Lead free
Solder paste	Sn/Ag/Cu






1vv0300715 Rev. 1 - 19/09/06

13.2.6 GE863-QUAD / PY Solder Reflow

The following is the recommended solder reflow profile





Profile Feature	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	3°C/second max
Preheat: - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	150°C 200°C 60-180 seconds
Tsmax to TL: - Ramp-up Rate	3°C/second max
Time maintained above: - Temperature (TL) - Time (tL)	217°C 60-150 seconds
Peak Temperature (Tp):	245 +0/-5°C
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds
Ramp-down Rate	6°C/second max.
Time 25°C to Peak Temperature	8 minutes max.

NOTE: All temperatures refer to topside of the package, measured on the package body surface.

NOTE: GE863-QUAD / PY module can accept only one reflow process



























1vv0300715 Rev. 1 - 19/09/06

13.2.7 Packing System

According to SMT processes for pick & place movement requirements, Telit GE863-QUAD / PY modules are packaged on trays, each tray contains 20 pieces. Tray dimensions are:



Note that trays can withstand a maximum temperature of 65° C.








1vv0300715 Rev. 1 - 19/09/06

Modules orientation on tray:





13.2.8 Moisture Sensibility

The level of moisture sensibility of Telit GE863-QUAD / PY modules is "3", according with standard IPC/JEDEC J-STD-020, take care of all the relative requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) The shelf life of GE863 inside of the dry bag shall be 12 month from the bag seal date, when stored in a non-condensing atmospheric environment of $<40^{\circ}$ C / 90% RH
- b) Environmental condition during the production: ≤ 30°C / 60% RH according to IPC/JEDEC J-STD-033A paragraph 5
- c) The maximum time between the opening of the sealed bag and the reflow process shall be 168 hours if the condition b) "IPC/JEDEC J-STD-033A paragraph 5.2" is respected
- d) A baking is required if conditions b) or c) are not respected
- e) A baking is required if the humidity indicator inside the bag indicates 10% RH or more



14 Conformity Assessment Issues

The GE863-QUAD / PY module is assessed to be conform to the R&TTE Directive as stand-alone products, so If the module is installed in conformance with Dai Telecom installation instructions require no further evaluation under Article 3.2 of the R&TTE Directive and do not require further involvement of a R&TTE Directive Notified Body for the final product.

In all other cases, or if the manufacturer of the final product is in doubt then the equipment integrating the radio module must be assessed against Article 3.2 of the R&TTE Directive. In all cases assessment of the final product must be made against the Essential requirements of the R&TTE Directive Articles 3.1(a) and (b), safety and EMC respectively, and any relevant Article 3.3 requirements.

The GE863-QUAD / PY module is conform with the following European Union Directives:

- R&TTE Directive 1999/5/EC (Radio Equipment & Telecommunications Terminal Equipments)
- Low Voltage Directive 73/23/EEC and product safety
- Directive 89/336/EEC for conformity for EMC
 In order to satisfy the essential requisite of the R&TTE 99/5/EC directive, the GE863-QUAD / PY module is compliant with the following standards:
- GSM (Radio Spectrum). Standard: EN 301 511 and 3GPP 51.010-1
- EMC (Electromagnetic Compatibility). Standards: EN 301 489-1 and EN 301 489-7
- LVD (Low Voltage Directive) Standards: EN 60 950

In this document and the Hardware User Guide, Software User Guide all the information you may need for developing a product meeting the R&TTE Directive is included.

The GE863-QUAD / PY module is conform with the following US Directives:

- Use of RF Spectrum. Standards: FCC 47 Part 24 (GSM 1900)
- EMC (Electromagnetic Compatibility). Standards: FCC47 Part 15

To meet the FCC's RF exposure rules and regulations:

- The system antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all the persons and must not be co-located or operating in conjunction with any other antenna or transmitter.
- The system antenna(s) used for this module must not exceed 3 dBi for mobile and fixed or mobile operating configurations.
- Users and installers must be provided with antenna installation instructions and transmitter operating conditions for satisfying RF exposure compliance.

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and to have their complete product tested and approved for FCC compliance.





15 SAFETY RECOMMANDATIONS

READ CAREFULLY

Be sure the use of this product is allowed in the country and in the environment required. The use of this product may be dangerous and has to be avoided in the following areas:

- ☐ Where it can interfere with other electronic devices in environments such as hospitals, airports, aircrafts, etc
- ☐ Where there is risk of explosion such as gasoline stations, oil refineries, etc

It is responsibility of the user to enforce the country regulation and the specific environment regulation.

Do not disassemble the product; any mark of tampering will compromise the warranty validity.

We recommend following the instructions of the hardware user guides for a correct wiring of the product. The product has to be supplied with a stabilized voltage source and the wiring has to be conforming to the security and fire prevention regulations.

The product has to be handled with care, avoiding any contact with the pins because electrostatic discharges may damage the product itself. Same cautions have to be taken for the SIM, checking carefully the instruction for its use. Do not insert or remove the SIM when the product is in power saving mode.

The system integrator is responsible of the functioning of the final product; therefore, care has to be taken to the external components of the module, as well as of any project or installation issue, because the risk of disturbing the GSM network or external devices or having impact on the security. Should there be any doubt, please refer to the technical documentation and the regulations in force.

Every module has to be equipped with a proper antenna with specific characteristics. The antenna has to be installed with care in order to avoid any interference with other electronic devices and has to guarantee a minimum distance from the body (20 cm). In case of this requirement cannot be satisfied, the system integrator has to assess the final product against the SAR regulation.

The European Community provides some Directives for the electronic equipments introduced on the market. All the relevant information's are available on the European Community website:

http://europa.eu.int/comm/enterprise/rtte/dir99-5.htm

The text of the Directive 99/05 regarding telecommunication equipments is available, while the applicable Directives (Low Voltage and EMC) are available at:

http://europa.eu.int/comm/enterprise/electr_equipment/index_en.htm





16 Document Change Log

Revision	Date	Changes
ISSUE #0	21/02/06	First release
ISSUE #1	19/09/06	Review of all the specification